Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
Warning: Cannot modify header information - headers already sent by (output started at /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code:102) in /var/www/iplanru/data/www/intesco.ru/d59ed/index.php(1) : eval()'d code(2) : eval()'d code on line 4
PK 1yY[J~ cpu/cpu0/cache/index0/idnu W+A 0
PK 1yY[}m cpu/cpu0/cache/index0/sizenu W+A 32K
PK 1yY[ ' cpu/cpu0/cache/index0/typenu W+A Data
PK 1yY[SQg cpu/cpu0/cache/index0/levelnu W+A 1
PK 1yY[ZX $ cpu/cpu0/cache/index0/number_of_setsnu W+A 64
PK 1yY[) $ cpu/cpu0/cache/index0/shared_cpu_mapnu W+A 00,00100001
PK 1yY[ % cpu/cpu0/cache/index0/shared_cpu_listnu W+A 0,20
PK 1yY[ZX ) cpu/cpu0/cache/index0/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu0/cache/index0/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu0/cache/index0/ways_of_associativitynu W+A 8
PK 1yY[J~ cpu/cpu0/cache/index1/idnu W+A 0
PK 1yY[}m cpu/cpu0/cache/index1/sizenu W+A 32K
PK 1yY[K cpu/cpu0/cache/index1/typenu W+A Instruction
PK 1yY[SQg cpu/cpu0/cache/index1/levelnu W+A 1
PK 1yY[ZX $ cpu/cpu0/cache/index1/number_of_setsnu W+A 64
PK 1yY[) $ cpu/cpu0/cache/index1/shared_cpu_mapnu W+A 00,00100001
PK 1yY[ % cpu/cpu0/cache/index1/shared_cpu_listnu W+A 0,20
PK 1yY[ZX ) cpu/cpu0/cache/index1/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu0/cache/index1/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu0/cache/index1/ways_of_associativitynu W+A 8
PK 1yY[J~ cpu/cpu0/cache/index2/idnu W+A 0
PK 1yY[ cpu/cpu0/cache/index2/sizenu W+A 256K
PK 1yY[?s cpu/cpu0/cache/index2/typenu W+A Unified
PK 1yY[|L cpu/cpu0/cache/index2/levelnu W+A 2
PK 1yY[G $ cpu/cpu0/cache/index2/number_of_setsnu W+A 512
PK 1yY[) $ cpu/cpu0/cache/index2/shared_cpu_mapnu W+A 00,00100001
PK 1yY[ % cpu/cpu0/cache/index2/shared_cpu_listnu W+A 0,20
PK 1yY[ZX ) cpu/cpu0/cache/index2/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu0/cache/index2/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu0/cache/index2/ways_of_associativitynu W+A 8
PK 1yY[J~ cpu/cpu0/cache/index3/idnu W+A 0
PK 1yY[^ cpu/cpu0/cache/index3/sizenu W+A 25600K
PK 1yY[?s cpu/cpu0/cache/index3/typenu W+A Unified
PK 1yY[ўgU cpu/cpu0/cache/index3/levelnu W+A 3
PK 1yY[3 $ cpu/cpu0/cache/index3/number_of_setsnu W+A 20480
PK 1yY[D# $ cpu/cpu0/cache/index3/shared_cpu_mapnu W+A 00,3ff003ff
PK 1yY[-
% cpu/cpu0/cache/index3/shared_cpu_listnu W+A 0-9,20-29
PK 1yY[ZX ) cpu/cpu0/cache/index3/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu0/cache/index3/physical_line_partitionnu W+A 1
PK 1yY[7= + cpu/cpu0/cache/index3/ways_of_associativitynu W+A 20
PK 1yY[SQg cpu/cpu0/onlinenu W+A 1
PK 1yY[D# cpu/cpu0/topology/package_cpusnu W+A 00,3ff003ff
PK 1yY[J~ cpu/cpu0/topology/core_idnu W+A 0
PK 1yY[ cpu/cpu0/topology/core_cpus_listnu W+A 0,20
PK 1yY[D# cpu/cpu0/topology/die_cpusnu W+A 00,3ff003ff
PK 1yY[) ! cpu/cpu0/topology/thread_siblingsnu W+A 00,00100001
PK 1yY[J~ cpu/cpu0/topology/die_idnu W+A 0
PK 1yY[D# cpu/cpu0/topology/core_siblingsnu W+A 00,3ff003ff
PK 1yY[-
cpu/cpu0/topology/die_cpus_listnu W+A 0-9,20-29
PK 1yY[-
$ cpu/cpu0/topology/core_siblings_listnu W+A 0-9,20-29
PK 1yY[ & cpu/cpu0/topology/thread_siblings_listnu W+A 0,20
PK 1yY[) cpu/cpu0/topology/core_cpusnu W+A 00,00100001
PK 1yY[J~ % cpu/cpu0/topology/physical_package_idnu W+A 0
PK 1yY[-
# cpu/cpu0/topology/package_cpus_listnu W+A 0-9,20-29
PK 1yY[SQg cpu/cpu1/cache/index0/idnu W+A 1
PK 1yY[}m cpu/cpu1/cache/index0/sizenu W+A 32K
PK 1yY[ ' cpu/cpu1/cache/index0/typenu W+A Data
PK 1yY[SQg cpu/cpu1/cache/index0/levelnu W+A 1
PK 1yY[ZX $ cpu/cpu1/cache/index0/number_of_setsnu W+A 64
PK 1yY[`I $ cpu/cpu1/cache/index0/shared_cpu_mapnu W+A 00,00200002
PK 1yY[ % cpu/cpu1/cache/index0/shared_cpu_listnu W+A 1,21
PK 1yY[ZX ) cpu/cpu1/cache/index0/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu1/cache/index0/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu1/cache/index0/ways_of_associativitynu W+A 8
PK 1yY[SQg cpu/cpu1/cache/index1/idnu W+A 1
PK 1yY[}m cpu/cpu1/cache/index1/sizenu W+A 32K
PK 1yY[K cpu/cpu1/cache/index1/typenu W+A Instruction
PK 1yY[SQg cpu/cpu1/cache/index1/levelnu W+A 1
PK 1yY[ZX $ cpu/cpu1/cache/index1/number_of_setsnu W+A 64
PK 1yY[`I $ cpu/cpu1/cache/index1/shared_cpu_mapnu W+A 00,00200002
PK 1yY[ % cpu/cpu1/cache/index1/shared_cpu_listnu W+A 1,21
PK 1yY[ZX ) cpu/cpu1/cache/index1/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu1/cache/index1/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu1/cache/index1/ways_of_associativitynu W+A 8
PK 1yY[SQg cpu/cpu1/cache/index2/idnu W+A 1
PK 1yY[ cpu/cpu1/cache/index2/sizenu W+A 256K
PK 1yY[?s cpu/cpu1/cache/index2/typenu W+A Unified
PK 1yY[|L cpu/cpu1/cache/index2/levelnu W+A 2
PK 1yY[G $ cpu/cpu1/cache/index2/number_of_setsnu W+A 512
PK 1yY[`I $ cpu/cpu1/cache/index2/shared_cpu_mapnu W+A 00,00200002
PK 1yY[ % cpu/cpu1/cache/index2/shared_cpu_listnu W+A 1,21
PK 1yY[ZX ) cpu/cpu1/cache/index2/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu1/cache/index2/physical_line_partitionnu W+A 1
PK 1yY[G + cpu/cpu1/cache/index2/ways_of_associativitynu W+A 8
PK 1yY[J~ cpu/cpu1/cache/index3/idnu W+A 0
PK 1yY[^ cpu/cpu1/cache/index3/sizenu W+A 25600K
PK 1yY[?s cpu/cpu1/cache/index3/typenu W+A Unified
PK 1yY[ўgU cpu/cpu1/cache/index3/levelnu W+A 3
PK 1yY[3 $ cpu/cpu1/cache/index3/number_of_setsnu W+A 20480
PK 1yY[D# $ cpu/cpu1/cache/index3/shared_cpu_mapnu W+A 00,3ff003ff
PK 1yY[-
% cpu/cpu1/cache/index3/shared_cpu_listnu W+A 0-9,20-29
PK 1yY[ZX ) cpu/cpu1/cache/index3/coherency_line_sizenu W+A 64
PK 1yY[SQg - cpu/cpu1/cache/index3/physical_line_partitionnu W+A 1
PK 1yY[7= + cpu/cpu1/cache/index3/ways_of_associativitynu W+A 20
PK 1yY[SQg cpu/cpu1/onlinenu W+A 1
PK 1yY[D# cpu/cpu1/topology/package_cpusnu W+A 00,3ff003ff
PK 1yY[SQg cpu/cpu1/topology/core_idnu W+A 1
PK 1yY[ cpu/cpu1/topology/core_cpus_listnu W+A 1,21
PK 1yY[D# cpu/cpu1/topology/die_cpusnu W+A 00,3ff003ff
PK 1yY[`I ! cpu/cpu1/topology/thread_siblingsnu W+A 00,00200002
PK 1yY[J~ cpu/cpu1/topology/die_idnu W+A 0
PK 1yY[D# cpu/cpu1/topology/core_siblingsnu W+A 00,3ff003ff
PK 1yY[-
cpu/cpu1/topology/die_cpus_listnu W+A 0-9,20-29
PK 1yY[-
$ cpu/cpu1/topology/core_siblings_listnu W+A 0-9,20-29
PK 1yY[ & cpu/cpu1/topology/thread_siblings_listnu W+A 1,21
PK 1yY[`I cpu/cpu1/topology/core_cpusnu W+A 00,00200002
PK 1yY[J~ % cpu/cpu1/topology/physical_package_idnu W+A 0
PK 1yY[-
# cpu/cpu1/topology/package_cpus_listnu W+A 0-9,20-29
PK 1yY[,, cpu/kernel_maxnu W+A 5119
PK 1yY[ r cpu/possiblenu W+A 0-1
PK 1yY[ r
cpu/onlinenu W+A 0-1
PK 1yY[2 cpu/offlinenu W+A
PK 1yY[ r cpu/presentnu W+A 0-1
PK 1yY[J~ cpu/cpu0/cache/index0/idnu W+A PK 1yY[}m J cpu/cpu0/cache/index0/sizenu W+A PK 1yY[ ' cpu/cpu0/cache/index0/typenu W+A PK 1yY[SQg cpu/cpu0/cache/index0/levelnu W+A PK 1yY[ZX $ 4 cpu/cpu0/cache/index0/number_of_setsnu W+A PK 1yY[) $ cpu/cpu0/cache/index0/shared_cpu_mapnu W+A PK 1yY[ % cpu/cpu0/cache/index0/shared_cpu_listnu W+A PK 1yY[ZX ) E cpu/cpu0/cache/index0/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu0/cache/index0/physical_line_partitionnu W+A PK 1yY[G + cpu/cpu0/cache/index0/ways_of_associativitynu W+A PK 1yY[J~ ] cpu/cpu0/cache/index1/idnu W+A PK 1yY[}m cpu/cpu0/cache/index1/sizenu W+A PK 1yY[K cpu/cpu0/cache/index1/typenu W+A PK 1yY[SQg K cpu/cpu0/cache/index1/levelnu W+A PK 1yY[ZX $ cpu/cpu0/cache/index1/number_of_setsnu W+A PK 1yY[) $ cpu/cpu0/cache/index1/shared_cpu_mapnu W+A PK 1yY[ % O cpu/cpu0/cache/index1/shared_cpu_listnu W+A PK 1yY[ZX ) cpu/cpu0/cache/index1/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu0/cache/index1/physical_line_partitionnu W+A PK 1yY[G + d cpu/cpu0/cache/index1/ways_of_associativitynu W+A PK 1yY[J~ cpu/cpu0/cache/index2/idnu W+A PK 1yY[ cpu/cpu0/cache/index2/sizenu W+A PK 1yY[?s Z cpu/cpu0/cache/index2/typenu W+A PK 1yY[|L cpu/cpu0/cache/index2/levelnu W+A PK 1yY[G $ cpu/cpu0/cache/index2/number_of_setsnu W+A PK 1yY[) $ Q cpu/cpu0/cache/index2/shared_cpu_mapnu W+A PK 1yY[ % cpu/cpu0/cache/index2/shared_cpu_listnu W+A PK 1yY[ZX ) cpu/cpu0/cache/index2/coherency_line_sizenu W+A PK 1yY[SQg - g cpu/cpu0/cache/index2/physical_line_partitionnu W+A PK 1yY[G + cpu/cpu0/cache/index2/ways_of_associativitynu W+A PK 1yY[J~ #
cpu/cpu0/cache/index3/idnu W+A PK 1yY[^ m
cpu/cpu0/cache/index3/sizenu W+A PK 1yY[?s
cpu/cpu0/cache/index3/typenu W+A PK 1yY[ўgU cpu/cpu0/cache/index3/levelnu W+A PK 1yY[3 $ ] cpu/cpu0/cache/index3/number_of_setsnu W+A PK 1yY[D# $ cpu/cpu0/cache/index3/shared_cpu_mapnu W+A PK 1yY[-
% cpu/cpu0/cache/index3/shared_cpu_listnu W+A PK 1yY[ZX ) v cpu/cpu0/cache/index3/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu0/cache/index3/physical_line_partitionnu W+A PK 1yY[7= + 1
cpu/cpu0/cache/index3/ways_of_associativitynu W+A PK 1yY[SQg
cpu/cpu0/onlinenu W+A PK 1yY[D#
cpu/cpu0/topology/package_cpusnu W+A PK 1yY[J~ * cpu/cpu0/topology/core_idnu W+A PK 1yY[ u cpu/cpu0/topology/core_cpus_listnu W+A PK 1yY[D# cpu/cpu0/topology/die_cpusnu W+A PK 1yY[) ! cpu/cpu0/topology/thread_siblingsnu W+A PK 1yY[J~ } cpu/cpu0/topology/die_idnu W+A PK 1yY[D# cpu/cpu0/topology/core_siblingsnu W+A PK 1yY[-
" cpu/cpu0/topology/die_cpus_listnu W+A PK 1yY[-
$ { cpu/cpu0/topology/core_siblings_listnu W+A PK 1yY[ & cpu/cpu0/topology/thread_siblings_listnu W+A PK 1yY[) 4 cpu/cpu0/topology/core_cpusnu W+A PK 1yY[J~ % cpu/cpu0/topology/physical_package_idnu W+A PK 1yY[-
# cpu/cpu0/topology/package_cpus_listnu W+A PK 1yY[SQg ? cpu/cpu1/cache/index0/idnu W+A PK 1yY[}m cpu/cpu1/cache/index0/sizenu W+A PK 1yY[ ' cpu/cpu1/cache/index0/typenu W+A PK 1yY[SQg & cpu/cpu1/cache/index0/levelnu W+A PK 1yY[ZX $ s cpu/cpu1/cache/index0/number_of_setsnu W+A PK 1yY[`I $ cpu/cpu1/cache/index0/shared_cpu_mapnu W+A PK 1yY[ % * cpu/cpu1/cache/index0/shared_cpu_listnu W+A PK 1yY[ZX ) cpu/cpu1/cache/index0/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu1/cache/index0/physical_line_partitionnu W+A PK 1yY[G + ? cpu/cpu1/cache/index0/ways_of_associativitynu W+A PK 1yY[SQg cpu/cpu1/cache/index1/idnu W+A PK 1yY[}m cpu/cpu1/cache/index1/sizenu W+A PK 1yY[K 4 cpu/cpu1/cache/index1/typenu W+A PK 1yY[SQg cpu/cpu1/cache/index1/levelnu W+A PK 1yY[ZX $ cpu/cpu1/cache/index1/number_of_setsnu W+A PK 1yY[`I $ . cpu/cpu1/cache/index1/shared_cpu_mapnu W+A PK 1yY[ % cpu/cpu1/cache/index1/shared_cpu_listnu W+A PK 1yY[ZX ) cpu/cpu1/cache/index1/coherency_line_sizenu W+A PK 1yY[SQg - D cpu/cpu1/cache/index1/physical_line_partitionnu W+A PK 1yY[G + cpu/cpu1/cache/index1/ways_of_associativitynu W+A PK 1yY[SQg cpu/cpu1/cache/index2/idnu W+A PK 1yY[ J cpu/cpu1/cache/index2/sizenu W+A PK 1yY[?s cpu/cpu1/cache/index2/typenu W+A PK 1yY[|L cpu/cpu1/cache/index2/levelnu W+A PK 1yY[G $ 8 cpu/cpu1/cache/index2/number_of_setsnu W+A PK 1yY[`I $ cpu/cpu1/cache/index2/shared_cpu_mapnu W+A PK 1yY[ % cpu/cpu1/cache/index2/shared_cpu_listnu W+A PK 1yY[ZX ) J cpu/cpu1/cache/index2/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu1/cache/index2/physical_line_partitionnu W+A PK 1yY[G + cpu/cpu1/cache/index2/ways_of_associativitynu W+A PK 1yY[J~ b cpu/cpu1/cache/index3/idnu W+A PK 1yY[^ cpu/cpu1/cache/index3/sizenu W+A PK 1yY[?s cpu/cpu1/cache/index3/typenu W+A PK 1yY[ўgU O cpu/cpu1/cache/index3/levelnu W+A PK 1yY[3 $ cpu/cpu1/cache/index3/number_of_setsnu W+A PK 1yY[D# $ cpu/cpu1/cache/index3/shared_cpu_mapnu W+A PK 1yY[-
% V cpu/cpu1/cache/index3/shared_cpu_listnu W+A PK 1yY[ZX ) cpu/cpu1/cache/index3/coherency_line_sizenu W+A PK 1yY[SQg - cpu/cpu1/cache/index3/physical_line_partitionnu W+A PK 1yY[7= + p cpu/cpu1/cache/index3/ways_of_associativitynu W+A PK 1yY[SQg cpu/cpu1/onlinenu W+A PK 1yY[D# cpu/cpu1/topology/package_cpusnu W+A PK 1yY[SQg i cpu/cpu1/topology/core_idnu W+A PK 1yY[ cpu/cpu1/topology/core_cpus_listnu W+A PK 1yY[D# ! cpu/cpu1/topology/die_cpusnu W+A PK 1yY[`I ! _! cpu/cpu1/topology/thread_siblingsnu W+A PK 1yY[J~ ! cpu/cpu1/topology/die_idnu W+A PK 1yY[D# " cpu/cpu1/topology/core_siblingsnu W+A PK 1yY[-
a" cpu/cpu1/topology/die_cpus_listnu W+A PK 1yY[-
$ " cpu/cpu1/topology/core_siblings_listnu W+A PK 1yY[ & # cpu/cpu1/topology/thread_siblings_listnu W+A PK 1yY[`I s# cpu/cpu1/topology/core_cpusnu W+A PK 1yY[J~ % # cpu/cpu1/topology/physical_package_idnu W+A PK 1yY[-
# !$ cpu/cpu1/topology/package_cpus_listnu W+A PK 1yY[,, ~$ cpu/kernel_maxnu W+A PK 1yY[ r $ cpu/possiblenu W+A PK 1yY[ r
% cpu/onlinenu W+A PK 1yY[2 ?% cpu/offlinenu W+A PK 1yY[ r {% cpu/presentnu W+A PK q q j* %